

PCM Jitter Attenuator

Features

- Unique Clock-Tracking Circuitry Filters 50 Hz or Higher Frequency Jitter for T1 and PCM-30 Applications
- Minimal External Components Required
- 14 Pin DIP
- Single 5 Volt Supply
- 3 Micron CMOS for High Reliability and Low Power Dissipation: 50 mW Typical at 25 °C

General Description


The CS61600 from Crystal Semiconductor accepts T1 (1.544 Mb/s) or CCITT standard (2.048 Mb/s) data and clock inputs, and tolerates at least 7 (and up to 14) unit intervals, peak-to-peak, of jitter. Before outputting data and clock, jitter is attenuated using an internal clock-tracking variable oscillator and a 16 bit FIFO elastic store.

The jitter attenuation function can be determined by appropriate specification of the external crystal.

The CS61600 is transparent to data format, and is intended for application in carrier systems, switching systems, Local Area Network gateways and multiplexers.

ORDERING INFORMATION

CS61600-IP1 - 14 Pin Plastic DIP; T1 and 2.048 MHz



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Units
DC Supply	(V+)-GND	-0.3	7.0	V
Input Voltage	V_{in}	GND - 0.3	(V+) + 0.3	V
Input Current, Any Pin (Note 1)	I_{in}	-10	10	mA
Ambient Operating Temperature	T_A	-40	85	°C
Storage Temperature	T_{stg}	-65	150	°C

Note: 1. Transient currents of up to 100 mA will not cause SCR latch-up.

WARNING: Operation at or beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Units
DC Supply	(V+)-GND	4.5	5.0	5.5	V
Ambient Operating Temperature	T_A	-40	25	85	°C

DIGITAL CHARACTERISTICS ($T_A = -40^\circ$ to 85° C; $V_+ = 5V \pm 10\%$; GND = 0V)

Parameter	Symbol	Min	Typ	Max	Units
High-Level Input Voltage	V_{IH}	2.0	-	-	V
Low-Level Input Voltage	V_{IL}	-	-	0.8	V
High-Level Output Voltage (Notes 2 and 3)	V_{OH}	2.4	-	-	V
Low-Level Output Voltage (Notes 2 and 4)	V_{OL}	-	-	0.4	V
Input Leakage Current	I_{in}	-	-	± 10.0	μA

Notes: 2. Outputs will drive CMOS logic levels into a CMOS load.

3. $I_{out} = -40 \mu A$

4. $I_{out} = 1.6 mA$

Specifications subject to change without notice.

DIGITAL CHARACTERISTICS ($T_A = -40^\circ$ to 85° C; $V_+ = 5V \pm 10\%$; GND = 0V)

Parameter	Symbol	Min	Typ	Max	Units
Power Dissipation	P_D	-	50	85	mW
Input Jitter Tolerance		7	-	14*	U.I.

* Depends on accuracy of crystal with respect to CLKIN frequency. See *Applications* section.

SWITCHING CHARACTERISTICS ($T_A = -40^\circ$ to 85° C; $V_+ = 5V \pm 10\%$; GND = 0V;

Inputs: Logic 0 = 0V, Logic 1 = V_+)

Parameter	Symbol	Min	Typ	Max	Units	
Crystal Frequency	T1	-	6.176000	-	MHz	
	CCITT (Note 5)	-	8.192000	-		
CLKIN Frequency	T1	-	1.544	-	MHz	
	CCITT (Note 6)	-	2.048	-		
CLKOUT Frequency	T1	-	1.544	-	MHz	
	CCITT (Note 6)	-	2.048	-		
Clock Pulse Width	T1	t_{pwh}	-	324	-	ns
		t_{pwl}	-	324	-	
	CCITT (Note 7)	t_{pwh}	-	244	-	ns
		t_{pwl}	-	244	-	
Acceptable CLKIN range (Note 8)		-	± 130	-	ppm	
Duty Cycle (Note 9)		-	50	-	%	
Rise Time, All Digital Outputs (Note 10)	t_r	-	36	100	ns	
Fall Time, All Digital Outputs (Note 10)	t_f	-	17	100	ns	
DIN to CLKIN Falling Setup Time	t_{su}	30	-	-	ns	
CLKIN Falling to DIN Hold Time	t_h	50	-	-	ns	
CLKOUT Falling to DOUT Propagation Delay	t_{phl}	-	-	200	ns	

Note: 5. Crystal should have sufficient pull range when in the oscillator circuit, to meet the system's frequency tolerance requirement over the operating temperature range. See *Applications* section for more information on crystals.




6. Although CLKIN and CLKOUT will vary in instantaneous frequency (jitter) over time, CLKOUT will have the same average frequency as CLKIN.

7. The sum of the pulse widths must always meet the frequency specifications.

8. Crystal must have at least ± 130 ppm pull range over operating temperature range.

9. Duty cycle is $(t_{PWH} / (t_{PWH} + t_{PWL})) \times 100\%$.

10. At $C_L = 50$ pF.

**Figure 1. Signal Rise and Fall Characteristics****Figure 2. Clock Signal Quality****Figure 3. Switching Characteristics**




Figure 4. Input Jitter Tolerance




Figure 5. Jitter Attenuation Characteristic

CIRCUIT DESCRIPTION

Jitter Attenuation

The CS61600 will tolerate and attenuate at least seven unit intervals of jitter from clock and data signals of 1.544 MHz and 2.048 MHz. An external clock divide circuit can be added for jitter attenuation for lower frequency signals. Jitter attenuation is accomplished by means of a FIFO and a variable oscillator. The frequency of the oscillator is controlled by logic in the CS61600 to be the same as the average of the input clock signal, CLKIN. Signal jitter is absorbed in the FIFO.

The FIFO's write pointer is controlled by the CLKIN signal. Data present on DIN is written into the memory location selected by the write pointer. The CLKOUT signal corresponds to the FIFO's read pointer and is controlled by the crystal oscillator. Internal logic determines the relationship of the read pointer and the write pointer, and adjusts the speed of the oscillator. For example, if the CLKIN signal is at a higher frequency than the CLKOUT signal, the write pointer will start to catch up with the read pointer. When this situation is detected, the capacitive loading the device presents to the crystal is reduced, resulting in an increase in oscillator frequency and read pointer (CLKOUT) frequency. The oscillator frequency is periodically updated and adjusted to maintain the FIFO at half full. High frequency variations in the phase of the CLKIN signal (jitter) are absorbed in the FIFO.

There are some advantages to this method of jitter attenuation. The device can tolerate large amplitude jitter at high frequencies. The device can track slow changes of the input clock frequency (wander) and tolerate input frequencies ranging over a specified frequency tolerance.

A by product of this method of jitter attenuation is that the greater the input jitter, the greater the

jitter attenuation, and the lower the frequency at which the device starts to attenuate jitter. Conversely, low amplitude jitter receives little attenuation. This performance characteristic is shown graphically in Figure 6.




Figure 6. Jitter Attenuation Characteristics

Using the CS61600 in a Slave Configuration

It is possible to use an externally generated clock signal to clock data out of the CS61600. When an external clock is used, a crystal is not necessary. The external clock is input to the Alternate Read Clock input, ARC (pin 12). Holding the Alternate Read Enable pin, ARE (pin 6), high directs the CS61600 to clock data out of the FIFO at the rate determined by ARC. Unless the clock signal on ARC is at exactly the same average frequency as the clock signal on CLKIN, the CS61600 will be prone to underflow or overflow, and data will be lost. See the *Applications* section of this data sheet for more information on the use of an alternate clock.

Oscillator and Crystal

The CS61600 requires an external 6.176000 MHz (8.192000 MHz for CCITT) crystal be connected to pins XTALOUT and XTALIN. The oscillator circuit divides the crystal frequency by four, and switches various capacitive loads to provide a clock that swings in five steps from at least 1.544 MHz - 130 ppm to at least 1.544 MHz + 130 ppm (2.048 MHz - 50 ppm to

2.048 MHz + 50 ppm for CCITT). The crystal oscillator must be able to reach these signal frequency tolerances over the system's operating temperature range. The oscillator adjusts to and holds the average frequency of the signal input to CLKIN.

Some applications specify a narrower frequency tolerance. In these cases, it is possible to improve jitter attenuation performance by specifying a crystal with less pull range. A narrow pull range crystal has the effect of shifting the curves shown in Figure 6 to the left. Care must be taken to ensure that the crystal/oscillator will reach the signal's frequency extremes over the operating temperature range of the system. More information on specifying and testing crystals is provided in the *Applications* section at the back of this data sheet.

FIFO Overflow/Underflow

Because the oscillator clock, which is used to empty the FIFO, has a wider frequency range than the standard T1 input signal, the FIFO should never underflow or overflow. However, if underflow or overflow occurs, the buffer overflow/underflow flag, OVR (pin 3), goes high. A $\overline{\text{RESET}}$ (pin 1) resets the overflow flag. If an overflow occurs, the 16 bits of data in the FIFO are lost. An underflow condition causes the next 16 bits read from the FIFO to be invalid. In either case, the CS61600 will immediately attempt to relock on to the clock signal. Holding $\overline{\text{RESET}}$ low disables the overflow flag, OVR.

FIFO Reset

Taking the $\overline{\text{FIFORST}}$ pin low causes most of the subcircuits of the CS61600 to go into a reset state. These circuits will remain in a reset condition until $\overline{\text{FIFORST}}$ is returned to a logic 1 state. ***However, the outputs of the CS61600 are undefined if $\overline{\text{FIFORST}}$ is held low for more than 500 ms.*** The FIFO reset function will set the FIFO write and read pointers to the first and

eighth locations respectively. The oscillator will continue to run and CLKOUT will be held low.

Power-Up Reset

Upon power up, the CS61600 goes through an initialization procedure which requires approximately 3 ms. During this initialization procedure, OVR is held high. After initialization is complete, OVR goes low. When the clock signal is input to CLKIN, the CS61600 will immediately try to lock onto the clock signal on CLKIN. At this point, the FIFO may overflow, and the $\overline{\text{RESET}}$ pin should be toggled to clear the overflow/underflow flag, OVR.

Schematic & Layout Review Service


Confirm Optimum
Schematic & Layout
Before Building Your Board.

For Our Free Review Service
Call Applications Engineering.



Call : (5 1 2) 4 4 5 - 7 2 2 2

PIN DESCRIPTIONS



Power Supplies

V+ - Positive Power Supply, PIN 14.

Typically +5V volts.

GND - Ground, PIN 7.

Ground reference.

Oscillator

XTALIN, XTALOUT - Crystal Input 1, 2; PINS 4, 5.

6.176 MHz or 8.192 MHz crystal inputs. A 200 kohm resistor should be connected across these pins. There is no need for external capacitors. The crystal should be connected to XTALIN and XTALOUT with minimal length traces on the pc board.

Control

RESET - Reset, PIN 1.

When RESET is taken low, the OVR signal is reset.

FIFORST - FIFO Reset, PIN 2.

Taking FIFORST low resets the read and write pointers of the FIFO. Resetting the pointers will cause some data loss. When FIFORST is low, the OSCOUT output is disabled.

ARE - Alternate Read Enable, PIN 6.

For normal operation, ARE is held at logic 0. In this configuration the oscillator controls the read pointer of the FIFO. When ARE is at logic 1, the read pointer of the FIFO will be controlled by the clock signal on pin 12, ARC.

Inputs**CLKIN - Clock Input, PIN 8.**

Clock for the data input. This clock contains the jitter to be removed.

DIN - Data Input, PIN 13.

Input data is sampled on the falling edge of CLKIN.

ARC - Alternate Read Clock, PIN 12.

When ARE, Pin 6, is at logic 1, a clock signal on ARC will control the FIFO's read pointer. CLKOUT, pin 10, will be at the same frequency and phase as ARC. Setting ARE to logic 0 results in the device using its oscillator to generate CLKOUT.

Outputs**OVR - Buffer Overflow/Underflow, PIN 3.**

Goes high if the FIFO overflows or underflows, and is cleared by $\overline{\text{RESET}}$.

DOUT - Data Output, PIN 9.

Output data with jitter attenuated. DOUT is stable and valid on the rising edge of CLKOUT.

CLKOUT - Output Clock, PIN 10.

Jitter reduced clock output corresponding to the data on DOUT.

OSCOU - Oscillator Output, Pin 11.

Output of on-chip oscillator, divided by four. This pin should be left floating for normal operation.




Figure A1. Typical Application Circuit

APPLICATIONS

Selecting an Oscillator Crystal

Specific crystal parameters are required for proper operation of the CS61600. It is recommended that the Crystal Semiconductor CXT6176 crystal be used for T1 applications and the CXT8192 crystal be used for PCM-30 applications.

General Applications

The CS61600 will tolerate and attenuate at least seven unit intervals of jitter over the specified range of input clock and oscillator frequencies. If the oscillator crystal is chosen so that the center frequency of its pull range is close to the input frequency, CLKIN, the CS61600 will tolerate more jitter; up to 14 unit intervals will be tolerated under optimal conditions.

Consider the case where the average clock frequency at CLKIN approaches the slow end of the range, 1.544 MHz - 130 ppm. In this case, the oscillator will be near the bottom of its pull range, restricting its ability to achieve frequencies well below the CLKIN frequency. The result is that the read pointer of the FIFO will begin to catch up to the write pointer. If enough jitter is introduced, the read pointer will overtake the write pointer resulting in an error (i.e. the device will try to read out data before it is written in). A similar situation occurs when

the CLKIN signal approaches the fast end of its range, 1.544 MHz + 130 ppm.

Taking care in selecting the proper crystal can result in improved jitter tolerance without degrading the performance of the CS61600. If the center frequency of the oscillator is precisely four times the CLKIN frequency, and the crystal has at least the specified pull range, the CS61600 will tolerate 14 unit intervals of jitter. In this case, the read and write pointers of the FIFO will maintain optimal separation when the signal is jitter free, allowing the device to tolerate maximum jitter input.

Master/Slave Configuration

Some T1 applications require separate representations of the positive and negative going pulses for an AMI signal. Two CS61600s can be used to remove jitter from a set of signals consisting of POS, NEG and CLK. Figure A2 shows the master/slave configuration.

This configuration requires one crystal (on the master). The CLKOUT signal from the master controls the FIFO read pointer of the slave CS61600. Setting ARE, pin 6, of the slave to logic 1 directs the device to use the clock input to ARC, pin 12, to control the FIFO read pointer. For this configuration to function properly, the positions of the FIFO read and write pointers in both devices must correspond. The FIFO pointer reset, FIFORST, of both devices must be tied to-

ation of lower frequency signals, an external divider is required. Figure A4 shows how the CS61600 can be configured for low frequency jitter attenuation.

Frequency tolerance of the input signal is still based on the pull range of the crystal in ppm. For example, a 64 kbps jitter attenuator which uses an external divide by 32, and a 8.192 MHz crystal with ± 200 ppm pull range will have ± 200 ppm tolerance at 64 kbps or ± 12.8 Hz.





Figure A4. Low Clock Frequency Jitter Attenuation

14 PIN PLASTIC (PDIP) PACKAGE DRAWING



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.000	0.210	0.00	5.33
A1	0.015	0.025	0.38	0.64
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.36	0.56
b1	0.045	0.070	1.14	1.78
c	0.008	0.014	0.20	0.36
D	0.735	0.775	18.67	19.69
E	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
e	0.090	0.110	2.29	2.79
eA	0.280	0.320	7.11	8.13
eB	0.300	0.430	7.62	10.92
eC	0.000	0.060	0.00	1.52
L	0.115	0.150	2.92	3.81
α	0°	15°	0°	15°